

Development of Cu Damascene Electroplating Machines for Interconnects on Highly Resistive Substrates

by Hiroyuki KANDA, Junko MINE, Satoru YAMAMOTO, Keiichi KURASHINA, Keisuke HAYABUSA, Akira SUSAKI, & Tsutomu NAKADA

A next-generation interconnect technique for Cu damascene electroplating machines has been developed. This leading-edge technique, which features Cu plating on thin Ru seeds, reduces the terminal effect and enhances uniformity by the placement of a highly resistive element between anodes and cathodes. This technique allows favorable film thickness distribution and film quality, and filling performance.

Keywords: Terminal effect, Cu electroplating, High resistive substrate, Porous resistive element, Ru seed, Uniformity, Filling performance, Surface roughness, Resistivity




図1 電気めっき処理
Fig. 1 Electroplating on wafer




図2 ダマシンプロセス
Fig. 2 Cu damascene process




図3 微細化による課題
Fig. 3 Issue of narrower interconnects




図4 Cuシード薄膜化の課題
Fig. 4 Issue of thinner Cu seed layer




図5 含浸めっきセル
Fig. 5 Plating cell with porous resistive element




図8 Cuシード薄膜化に対する含浸材の効果
Fig. 8 Effect of porous resistive element on thinner Cu seed layer



図6 含浸材
Fig. 6 Porous resistive element




図7 ターミナルエフェクトの緩和
Fig. 7 Terminal-effect reduction




図9 RuシードとCuシードの比較
Fig. 9 Comparison between Ru and Cu seed layers




図 10 シート抵抗とバリア/シード膜厚の関係
Fig. 10 Relation between sheet resistance and barrier/seed layer





図 12 計算結果
Fig. 12 Calculation result



1. アノード分極特性
Anode polarization
2. めっき液電気伝導度
Plating-solution conductivity
3. 高抵抗体電気伝導度：めっき液電気伝導度/含浸材抵抗率
Porous resistive element conductivity :
Plating-solution conductivity/Porous resistive element resistivity
4. めっき液電気伝導度
Plating-solution conductivity
5. カソード分極特性
Cathode polarization
6. 基板電気伝導度
Substrate conductivity

図 11 計算モデル
Fig. 11 Calculation model




図 13 標準偏差の変化
Fig. 13 Changes in standards deviation




図 14 実験と計算結果の比較 (抵抗率：1)
Fig. 14 Comparison between experiment and calculation (Resistivity : 1)




図 15 異なるシート抵抗基板上的でのめっき均一性比較 (1) 抵抗率：700 めっき膜厚：50 nm
 Fig. 15 Plating uniformities on substrates of different sheet resistances (1) Resisitivity : 700 Plating thickness : 50 nm




図 16 異なるシート抵抗基板上的でのめっき均一性比較 (2) 抵抗率：700 めっき膜厚：650 nm
 Fig. 16 Plating uniformities on substrates of different sheet resistances (2) Resisitivity : 700 Plating thickness : 650 nm




図 17 異なるシート抵抗基板上的でのめっき表面状態と粗さ比較 (1)
抵抗率：700 めっき膜厚：50 nm

Fig. 17 Plating morphologic features and roughnesses on substrates of different sheet resistances (1)
Resistivity : 700 Plating thickness : 50nm




図 18 異なるシート抵抗基板上的でのめっき表面状態と粗さ比較 (2)
抵抗率：700 めっき膜厚：650 nm

Fig. 18 Plating morphologic features and roughnesses on substrates of different sheet resistances (2)
Resistivity : 700 Plating thickness : 650 nm




図 19 埋設性の評価結果 (Cu シード膜)
Fig. 19 Filling results (Cu seed layer)